Case 1:17-cv-00065-SLR Document 1-4 Filed 01/23/17 Page 1 of 30 PageID #: 75

EXHIBIT D

Case 1:17-cv-00065-SLR Document 1-4 Filed 01/23/17 Page 2 of 30 PageID #: 76

U.S. Patent No. 7,633,506 LG / MediaTek Products

"1. A graphics chip comprising:"

1. A graphics chip comprising:	The LG 49UH6500 television and X Power LS755 phone (collectively, the "LG Products") include a graphics chip.
	See http://www.lg.com/us/support-product/lg-49UH6500.
	LG X power™ Boost Mobile® LS755 ♀ ZOOM
	See http://www.lg.com/us/cell-phones/lg-LS755-x-power-boost-mobile.

Case 1:17-cv-00065-SLR Document Not 7,533,501/23/17 1 Page 4 of 30 PageID #: 78 "1. A graphics chip comprising:"



^{1/} The LG 49UH6500 television and the LG 43UH6500 television are part of the LG UH6500 Series televisions. *See* http://www.lg.com/us/support/products/documents/UH6500_Series_Spec_Sheet_Updated_10112016.pdf.

Case 1:17-cv-00065-SLR Document Not 7, 539, 501/23/17 1 Page 5 of 30 PageID #: 79

01	es emp comprising.	
Technica	ll Specification	IS
Carrier		Boost Mobile®
Display		5.3" (1280 x 720) HD TFT Display
Battery		4,100 mAh non-removable
Platform		Android 6.0.1 Marshmallow
Processor		MediaTek 1.8 GHz Octa-Core MT6755M
See http://www.lg.com/us/ce	ll-phones/lg-LS755-x-	power-boost-mobile.
The SoCs include one of the T760 MP4, and T860 MP2.	tollowing ARM Mali	graphics processing units (the "Mali GPUs"): T76
		M16
	CPU	CA53 x4 1.1GHz / 1MB
	GPU	(650MHz)
Smart	OSD	Separated 2K@60p
Function	HEVC	4K @60,10bit
	DDR	DDR3-2133/
	BBR	DDR4-2400
	Audio DSP	HiFi3 Dual @370MHz
See LG LED TV Service Ma https://lg.encompass.com/sho	Audio DSP nual, Chassis: UA63J, op/model_research_do MediaTek MT675	HiFi3 Dual @370MHz Model: 43UH6500, p.123, <i>available at</i> cs/?file=/ZEN/sm/43UH6500UB.pdf. 5 Helio P10 Specs
See LG LED TV Service Ma https://lg.encompass.com/sho	Audio DSP nual, Chassis: UA63J, op/model_research_do MediaTek MT675 Release	HiFi3 Dual @370MHz Model: 43UH6500, p.123, available at cs/?file=/ZEN/sm/43UH6500UB.pdf. 5 Helio P10 Specs
See LG LED TV Service Ma https://lg.encompass.com/sho	Audio DSP nual, Chassis: UA63J, op/model_research_do MediaTek MT675 Release Process	HiFi3 Dual @370MHz Model: 43UH6500, p.123, available at cs/?file=/ZEN/sm/43UH6500UB.pdf. 5 Helio P10 Specs Q4 2015 28nm
See LG LED TV Service Ma https://lg.encompass.com/sho	Audio DSP nual, Chassis: UA63J, op/model_research_do MediaTek MT675 Release Process Apps CPU	HiFi3 Dual @370MHz Model: 43UH6500, p.123, available at cs/?file=/ZEN/sm/43UH6500UB.pdf. 5 Helio P10 Specs Q4 2015 28nm 8x Cortex-A53, up to 2.0GHz

Case 1:17-cv-00065-SLR 0.2 Case 1:17-cv-0065-SLR 0.2 Case 1:17-cv-0065-SL

"1. A graphics chip comprising:"

	The Mali GPUs share substantially similar structure, function, and operation.		

Mai-G71 New Bifrost scribtecture Oeigned for Wildon and VR Scalable to 32 cores Mai-T860 & TB80 Subjection of the second scribtecture Mai-T760 Scalable to 16 cores High performance and scribtecture Main-T96 Subjective Subj	
With stunning graphics capabilities, ARM Mali High Performance GPUs combine	
GPU Compute functionality with micro-	
architecture enhancements and system-	
bring energy efficiency to advanced	
mobile and consumer devices. GPU	
Compute solutions enable each task to be	
executed on the most suitable processor	
within the system. The resultant	
efficiencies guarantee superior graphics	
performance and extended battery life.	
High performance GPUs:	
Mali-G71	
• Mali-T860 & T880	
• Mali-T760	
Mali-T628	
• Mail-1024	
See http://www.arm.com/products/graphics-and-multimedia/mali-gpu.	

Case 1:17-cv-00065-SLR Document Not 7, 519, 501/23/417 1 Page 8 of 30 PageID #: 82

	these the configured to receive one of more graphics instructions and to output a geometry,					
a front-end in the graphics chip configured	The LG Products include a front-end in the graphics chip configured to receive one or more graphics					
to receive one or more graphics	instructions and to output geometry.					
instructions and to output a geometry;						
	For example, as depicted below, the ARM Mali GPU includes, <i>inter alia</i> , tri-pipe shader core ("Shader"),					
	triangle setup unit ("TSU"), rasterizer ("Rasterizer"), early-Z ("Early-Z"), z/stencil ("Z/Stencil), tile buffer					
	("Tile Buffer"), and late z ("Late Z") circuitry. Moreover, each shader includes a texturing unit ("TA"), load					
	store unit ("LSU"), and arithmetic pipeline ("ALU") circuitry.					
	The Midgard Architecture					
	Diving in to the Mali architecture, we'll start with a high level overview of the architecture. What we're looking					
	at here is a single Midgard shader core, which despite the "shader" name actually contains a whole lot more.					
	A shader core in this context contains the actual shader core within one of Midgard's "tri pipe" shader blocks,					
	but also contains a triangle setup unit, rasterizer, Z & stencil hardware, a ROP/blender, tiling hardware, and a					
	compute thread creator specifically for feeding a tri pipe with compute workloads.					
	Shader Core Architecture					
	Triangle Tiler Data					
	Thread Unit Structures					
	Creator					
	Early Z					
	Thread Execution – "Tri Pipe"					
	Compute Textures					
	Data and					
	Z/Stencil					
	(maximum) Butter					
	Late 2					
	Blender Tile Buffers Buffer					
	See http://www.anandtech.com/show/8234/arms-mali-midgard-architecture-explored/4.					
	The Mali GPU includes a front-end configured to receive one or more graphics instructions. For example,					

Case 1:17-cv-00065-SLR Decument Not 7, 519, 501/23/117 1 Page 9 of 30 PageID #: 83

"Mali GPUs use data structures and hardware functional blocks[.]" Moreover, "shaders specify the vertex a fragment processing operations."			
1.6.1 About the OpenGL ES 3.x pipeline			
Mali GPUs use data structures and hardware functional blocks to implement the OpenGL ES graphics pipeline.			
In the OpenGL ES 3.x pipeline, the shaders specify the vertex and fragment processing operations. The application must provide a pair of shaders for each draw call. A vertex shader defines the vertex processing operations and a fragment shader defines the fragment processing operations. The vertex shader is executed once per vertex, and the fragment shader is executed once per fragment.			
 Most of the semantics that are associated with data flowing through the pipeline are abstracted into the following special variables that are declared in the shaders: Generic vertex attributes. Generic vertex attributes replace all vertex data, such as position, normal vector, texture coordinates, and colors. Varying variables. All outputs from the vertex shader, except for position and point size, are abstracted into varying variables. These variables are interpolated across the primitive and are available to the fragment shader. Uniform variables. All global states that are required by vertex and fragment processing, such as transformation matrices, light positions, material properties, texture stage constants, and texture bindings, are abstracted into uniform variables. The application sets the values of these variables. 			
The following figure shows a simplified OpenGL ES graphics pipeline:			
See http://malideveloper.arm.com/downloads/OpenGLES3.x/arm_mali_gpu_opengl_es_3-x_developer_guide_en.pdf.			

Case 1:17-cv-00065-SLR Dosument 1.4 Filed 01/23/17 Page 10 of 30 PageID #: 84



Case 1:17-cv-00065-SLR Dosument 1. 7, 359, 507, 23/17 Page 11 of 30 PageID #: 85

1.6.2	Primitive assembly
	The Mali GPU generates primitives starting from the vertices.
	A point contains one vertex, a line contains two vertices, a triangle contains three vertices. Vertices can be shared between multiple primitives, depending on the draw mode. If geometry or tessellation shaders are present, then vertices can generate a variable number of primitives.
1.6.3	Vertex processing
	The vertex data provided by the application is read one vertex at a time, and the shader core runs a vertex shader program for each vertex.
	This shader program performs:
	 Lighting. Transforms. Viewport transformation. Perspective transformation.
	The shader core or vertex processor also perform the following processing:
	Assembles vertices of graphics primitives.Builds polygon lists.
	 The output from vertex processing includes: The position of the vertex in the output framebuffer. Additional data, such as the color of the vertex after lighting calculations.
<i>See</i> http:///x_develop	malideveloper.arm.com/downloads/OpenGLES3.x/arm_mali_gpu_opengl_es_3- er_guide_en.pdf.

Case 1:17-cv-00065-SLR Dosument 1 4 Filed 01/28/17 Page 12 of 30 PageID #: 86



Case 1:17-cv-00065-SLR Dosument 1 4. Files 31/22/117 Page 13 of 30 PageID #: 87



Case 1:17-cv-00065-SLR Dosument No. 7, 1999, 901/23/17 Page 14 of 30 PageID #: 88

"a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer:"

	buffer;"
a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer;	The LG Products include a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer. For example, the Mali GPU include the Shader, TSU, Rasterizer, Early-Z, Z/Stencil, Tile, Late Z stages (collectively, the "Pixel Processing Stage").
	The Midgard Architecture Diving in to the Mali architecture, we'll start with a high level overview of the architecture. What we're looking at here is a single Midgard shader core, which despite the "shader" name actually contains a whole lot more. A shader core in this context contains the actual shader core within one of Midgard's "tri pipe" shader blocks, but also contains a triangle setup unit, rasterizer, Z & stencil hardware, a ROP/blender, tiling hardware, and a compute thread creator specifically for feeding a tri pipe with compute workloads.
	Shader Core Architecture
	<i>See</i> http://www.anandtech.com/show/8234/arms-mali-midgard-architecture-explored/4.

Case 1:17-cv-00065-SLR Dosument 1. 4. 7, 499, 501, 23(117 Page 15 of 30 PageID #: 89

"a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer;"

The Mali GPU said geometry provides "coef Rasterizer incl fragments for	J includes a back-end in the graphics chip configured to receive said geometry and to process . For example, the Pixel Processing Stage includes the TSU and the Rasterizer. The TSU fficients" to the rasterizer, which "applies equations to create fragments." Moreover, the ludes circuitry in which "[e]ach primitive is divided into fragments so that there is one or more each pixel covered by the primitive."
1.6.4 Ras	terization
	Each primitive is divided into fragments so that there is one or more fragments for each pixel covered by the primitive.
	 Reads data Reads the state information, polygon lists, and transformed vertex data. These are processed in a triangle setup unit to generate coefficients. Rasterizes polygons The rasterizer takes the coefficients from the triangle setup unit and applies equations to create fragments. Interpolation The properties at individual vertices are interpolated for each fragment produced by rasterization.
<i>See</i> http://mali x_developer_g	ideveloper.arm.com/downloads/OpenGLES3.x/arm_mali_gpu_opengl_es_3- guide_en.pdf.
The geometry Processing Sta corresponding	is processing into one or more final pixels to be placed in a frame buffer. For example, the Pixel age processes the fragments, and ultimately "[t]he resulting pixel color is placed into the glocation in the frambuffer."

Case 1:17-cv-00065-SLR Desupartities \mathcal{F}_{1} and \mathcal{F}_{2} and \mathcal{F}_{2} and \mathcal{F}_{3} an

"a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer:"

1	C	C
h	ut:	tor
- 121	u	IUI

1.6.5	Fragment processing
	Each fragment is assigned a color. This stage usually involves one or more texture look-ups.
	The fragment shader defines the fragment processing operations and it is executed once per fragment.
1.6.6	Framebuffer operations
	The resulting pixel color is placed into the corresponding location in the framebuffer.
	 Depending on the render states set for the draw call, the fragment is subjected to a series of tests and combination operations on route to the location. The tests include: Depth testing. Compares the new fragment depth value to the depth value of the fragment that is previously written to this pixel, and discards it if it fails the depth test comparison. Blending. Calculates the resulting pixel color as a combination of the fragment color and the existing pixel color. Scissoring. Restricts rendering to a certain area of the framebuffer, and discards the fragment if it is located outside that area.
See http:/	/malideveloper.arm.com/downloads/OpenGLES3.x/arm_mali_gpu_opengl_es_3-
x_develo	per_guide_en.pdf.

Case 1:17-cv-00065-SLR Dosument 1 4. 7,059,50/22/17 Page 17 of 30 PageID #: 91

"wherein said back-end in the graphics chip comprises multiple parallel pipelines;"

wherein said back-end in the graphics chip comprises multiple parallel pipelines;	The LG Products include a back For example, as depicted below	the Mali GPU includes	p that comprises multiple multiple parallel SCs.	le parallel pipelines.
	ARM [®] Mali [™] -T76	0	ARM® Mali [™] -T86	0 GPU
	Inter-Core Tas	k Management	Inter-Core Tas	k Management
	SCSCSCSCSCSCSCSC	SCSCSCSCSCSC	SCSCSCSCSCSCSCSC	SCSCSCSCSCSCSCSC
	Advanced	Tiling Unit	Advanced	Tiling Unit
	Memory Man	agement Unit	Memory Man	agement Unit
	L2 Cache	L2 Cache	L2 Cache	L2 Cache
	AMBA®4 ACE-Lite	AMBA®4 ACE-Lite	AMBA®4 ACE-Lite	AMBA®4 ACE-Lite
	https://www.arm.com/products/ The Mali Approad The Mali GPU family rendering, designed which are needed of a distinct two-pass geometry processin construct a list of w fragment shading s rendering it to com algorithm equates t 01. foreach(02. fore 03. 04. 05.	multimedia/mali-gpu/hig multimedia/mali-gpu/hig th y takes a very different app d to minimize the amount of luring rendering. As descrift rendering algorithm for ea- ag, and then executes all of ag stage, Mali GPUs break hich rendering primitives a tep runs, each shader core pletion before starting the o: tile) tile) foreach(fragment in primiti- render fragment	gh-performance/mali-t8 proach, commonly called ti of power hungry external m bed in The first blog in th ch render target. It first ex f the fragment processing. up the screen into small 10 me present in each tile. Wh processes one 16x16 pixe next one. For tile-based a	60-t880.php. 60-t880.php. le-based nemory accesses is series, Mali uses ecutes all of the During the 5x16 pixel tiles and ien the GPU I tile at a time, irchitectures the

Case 1:17-cv-00065-SLR Desupert No. F_{i} Page 18 of 30 PageID #: 92

"wherein said back-end in the graphics chip comprises multiple parallel pipelines;"

See The Mali GPU: An Abstract Machine, Part 2 - Tile-based Rendering, available at		
https://aammunity.arm.aom/groups/arm.mali.graphigs/hlag/2014/02/20/tha.mali.gray.an.abstract.maching	S	Gee The Mali GPU: An Abstract Machine, Part 2 - Tile-based Rendering, available at
nups.//community.ann.com/groups/ann-man-graphics/biog/2014/02/20/me-man-gpu-an-abstract-machine-	h	ttps://community.arm.com/groups/arm-mali-graphics/blog/2014/02/20/the-mali-gpu-an-abstract-machine-
part-2.	p.	part-2.

Case 1:17-cv-00065-SLR Dosument 1.4. f_{i} and f_{i} Page 19 of 30 PageID #: 93

"wherein said geometry is determined to locate in a portion of an output screen defined by a tile; and"

wherein said geometry is determined to	The geometry is determined to locate in a portion of an output screen defined by a tile.
locate in a portion of an output screen defined by a tile; and	For example, the Mali GPUs implement tiled-based rendering. On information and belief, the tile based rendering of the Mali GPU is substantially similar to the Mali-400 GPU.
	The Mali Approach
	The Mali GPU family takes a very different approach, commonly called tile-based
	rendering, designed to minimize the amount of power hungry external memory accesses
	which are needed during rendering. As described in 🗉 the first blog in this series, Mali uses
	a distinct two-pass rendering algorithm for each render target. It first executes all of the
	geometry processing, and then executes all of the fragment processing. During the
	geometry processing stage, Mali GPUs break up the screen into small 16x16 pixel tiles and
	construct a list of which rendering primitives are present in each tile. When the GPU
	fragment shading step runs, each shader core processes one 16x16 pixel tile at a time,
	rendering it to completion before starting the next one. For tile-based architectures the
	algorithm equates to.
	<pre>01. foreach(tile) 02. foreach(primitive in tile) 03. foreach(fragment in primitive in tile) 04. render fragment 05.</pre>
	As a 16x16 tile is only a small fraction of the total screen area it is possible to keep the
	entire working set (color, depth, and stencil) for a whole tile in a fast RAM which is tightly
	coupled with the GPU shader core.
	GPU Vertex Shader Tiler Fragment Shader Local Tile Memory
	DDR Attributes Geometry Toxtures Compressed
	Working Set Framebuffer
	<i>See</i> The Mali GPU: An Abstract Machine, Part 2 - Tile-based Rendering, <i>available at</i> https://community.arm.com/groups/arm-mali-graphics/blog/2014/02/20/the-mali-gpu-an-abstract-machine part-2.

Case 1:17-cv-00065-SLR Dosument 1.4. Files 31/23/11/23/11/2 Page 20 of 30 PageID #: 94

"wherein said geometry is determined to locate in a portion of an output screen defined by a tile; and"

Furthermore, as depicted below, the geometry is determined to locate in a portion of an output screen defined by a tile.

Going Multi-Core

- All cores work in parallel on separate tasks
- Each core processes one tile at a time until completion – no communication between cores
- Tiles assigned statically to cores in a swizzled order
- Tile processing order maximizes L2 hit rate for polygon descriptors, textures





Case 1:17-cv-00065-SLR Dosument 1.4. Files 301/23/17 Page 21 of 30 PageID #: 95

"wherein each of said parallel pipelines further comprises a unified shader that is programmable to perform both color shading and texture shading."

wherein each of said parallel pipelines further comprises a unified shader that is programmable to perform both color shading and texture shading. Each of said parallel pipelines further comprises a unified shader that is programmable to perform both color shading and texture shading.

For example, each Shader includes a programmable Tri-Pipe, which includes the TA, LSU, and ALU.

The Midgard Shader Core

The Mali shader core is structured as a number of fixed-function hardware blocks wrapped around a programmable "tripipe" execution core. The fixed function units perform the setup for a shader operation - such as rasterizing triangles or performing depth testing - or handling the post-shader activities - such as blending, or writing back a whole tile's worth of data at the end of rendering. The tripipe itself is the programmable part responsible for the execution of shader programs.



See The Mali GPU: An Abstract Machine, Part 3 - The Midgard Shader Core, https://community.arm.com/groups/arm-mali-graphics/blog/2014/03/12/the-mali-gpu-an-abstract-machine-part-3--the-shader-core.

Case 1:17-cv-00065-SLR Desupartities \mathcal{F}_{1} and \mathcal{F}_{2} and \mathcal{F}_{2} and \mathcal{F}_{3} an

The ALU is designed to "strike a closer balance between shading and texturing."

Case 1:17-cv-00065-SLR Dosument 1.4. Filed 91/23/117 Page 23 of 30 PageID #: 97

"wherein each of said parallel pipelines further comprises a unified shader that is programmable to perform both color shading and texture shading."



As we've stated before, for our purposes we're primarily looking at the Mali-T760. On the T760 ARM uses 2 ALU blocks per tri pipe, which is the most common configuration that you will see for Midgard. However ARM also has Midgard designs that have 1 ALU block or 4 ALU blocks per tri pipe, which is one of the reasons why seemingly similarly GPUs such as T760, T720, and T678 can look so similar and yet behave so differently.

ARM Mali Midgard Arithmetic Pipeline Count (Per Core)			
T628	2		
T678	4		
T720	1		
T760	2		

Without being fully exhaustive, among various Midgard designs T628 and T760 are 2 ALU designs, while T720 is a 1 ALU design, and T678 is a 4 ALU design.

As one would expect, the different number of arithmetic pipelines per tri pipe has a knock-on effect on performance in all aspects, due to the changing ratio between the number of arithmetic pipelines and the number of load/store units and texture units. T678, for example, would be fairly shader-heavy, whereas the 2 ALU designs strike a closer balance between shading and texturing. Among the various Midgard designs ARM has experimented with several configurations, and with the T700 series they have settled on 2 ALU designs for the high-end T760 and 1 ALU for the mid-range T720 (although ARM likes to point out that T720 has some further optimizations just for this 1 ALU configuration).

See http://www.anandtech.com/show/8234/arms-mali-midgard-architecture-explored/4.

Case 1:17-cv-00065-SLR Dosument 1 4 Filed 01/23/17 Page 24 of 30 PageID #: 98

"wherein each of said parallel pipelines further comprises a unified shader that is programmable to perform both color shading and texture shading."

In particular, the shading operations comprise texture operations. For example, the SC includes a texture pipeline, load/store pipeline and a plurality of arithmetic pipelines. The "texture pipeline (T-pipe) is responsible for all memory access to do with textures. The texture pipeline can return one bilinear filtered texel per clock; trilinear filtering requires us to load samples from two different mipmaps in memory." *See* https://community.arm.com/groups/arm-mali-graphics/blog/2014/03/12/the-mali-gpu-an-abstract-machine-part-3--the-shader-core.



wherein each of said paranet pipennes to	7.2.2 About Mali GPU architectures
	Mall GPUs use a SIMD architecture. Instructions operate on multiple data elements simultaneously.
	The peak throughput depends on the hardware implementation of the Mali GPU type and configuration.
	The Mali GPUs contain 1 to 16 identical shader cores. Each shader core supports up to 384 concurrently executing threads.
	Each shader core contains:
	 One to four arithmetic pipelines. One load-store pipeline. One texture pipeline.
	See "ARM Guide to Unity" Version 2.1 page 7-64 available at http://infocenter.arm.com/help/topic/com.arm.doc.100140_0201_00_en/arm_guide_to_unity_enhancing_your_ mobile_games_100140_0201_00_en.pdf (accessed 10/27/2016).
-	The arithmetic pipeline ("ALU") performs texture operations. For example, the "ALU pipeline can read/write to 32 128-bit registers" including "texture pipeline results" from the texture pipe.
	Registers
	The ALU pipeline can read/write to 32 128-bit registers, which can be divided into 4 32-bit (highp in GLSL) components (one vec4) or 8 16-bit (mediump) components (two vec4's). Some of the registers, however, are dedicated to special purposes (see below) and are read-only or write-only.
	Special Registers
	r24 - can mean "unused" for 1-src instructions, or a pipeline register r26 - inline constant
	r27 - load/store offset when used as output register
	r28-r29 - <mark>texture pipeline results</mark> r31.w - conditional select input when written to in scalar add ALU
	r0 - r23 is divided into two spaces: work registers and uniform registers. A configurable number of registers can be devoted to each; if there are N uniform registers, then r0 - r(23-N) are work registers and r(24-N)-r23 are uniform registers.
i i i i i i i i i i i i i i i i i i i	See http://limadriver.org/T6xx+ISA/.
	The ALU also performs color operations. For example, the "Mali [GPU] only has to write the color data for a single tile back to memory at the end of the tile." <i>See</i> https://community.arm.com/groups/arm-mali-graphics/blog/2014/02/20/the-mali-gpu-an-abstract-machine-part-2.

Case 1:17-cv-00065-SLR Document 1 No. Filed 91/23/117m Page 26 of 30 PageID #: 100



Case 1:17-cv-00065-SLR Document 1 to Filed 91/23/17m Page 27 of 30 PageID #: 101



Case 1:17-cv-00065-SLR Document 1_{M_0} Filed, 91/2 2/1 a_m Page 28 of 30 PageID #: 102



		Ų
1.1 AI	bout Mali GPUs	
	ARM produces the following families of Mali GPUs:	
	Mali Midgard GPUs Mali Midgard GPUs include the following: • Mali-T600 series. • Mali-T720. • Mali-T760. • Mali-T820. • Mali-T830. • Mali-T880.	
	Mali Utgard GPUs The Mali Utgard GPUs include the following: • Mali-300. • Mali-400 MP. • Mali-450 MP. • Mali-470 MP. • Mali Utgard GPUs do not support OpenCL.	
	Mali GPUs can have one or more shader cores. Each shader core contains one or more <i>Arithmetic Logic Units</i> (ALUs).	
	The ALUs are based on a <i>Single Instruction Multiple Data</i> (SIMD) architecture. Instructions operate on multiple data elements simultaneously.	
	Mali GPUs run data processing tasks in parallel that contain relatively little control code. Mali GPUs typically contain many more processing units than application processors. This enables Mali GPUs to compute at a higher rate than application processors, without using more power.	
See "ARM C http://infocer mobile_gam	Guide to Unity" Version 2.1 page 1.1 available at nter.arm.com/help/topic/com.arm.doc.100140_0201_00_en/arm_guide_to_unity_e nes_100140_0201_00_en.pdf (accessed 10/27/2016).	enhancing_your_
1		

Case 1:17-cv-00065-SLR Decument 1 No. Filed 01/22/17m Page 30 of 30 PageID #: 104

